JEDEC JEP375

2.5D/3D Silicon Thinned Wafers with Through Silicon Vias (TSVs) and Backside Redistribution Layer (RDL): Reliability Guidelines Relative to the Underlying 2D CMOS Technology